

COMPAL CONFIDENTIAL

MODEL NAME : QALAI  
PCB NO : LA-7762A ( DAZ0LI00100 )  
BOM P/N : 4519EJ31L01,4519EJ31L02,4519EJ31L03,4519EJ31L04.  
GPIO P/N: E4 VC GPIO map rev 1.1

Dalmore 15 DSC

Ivy Bridge + Panther POINT

2012-02-22  
www.aitech1.ru

REV : 1.0 (A00)


@ : Nopop Component

CONN@ : Connector Component

MB Type	BOM P/N	
TPM	4319EJ31L01(R3)	1@ 3@ PS8171@
	4319EJ31L03(R1)	
DTP	4319EJ31L02(R3)	2@ 3@ PS8171@
	4319EI31L04(R1)	

MB PCB	
Part Number	Description
DA80000P600	PCB OLI LA-7762P REV0 M/B DSC


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



**DELL CONFIDENTIAL/PROPRIETARY**

**Compal Electronics, Inc.**

Title		
Cover Sheet		
Size	Document Number	Rev
	LA-7762P	1.0
Date: Wednesday, February 22, 2012		
Sheet 1 of 71		



## POWER STATES

Signal State	SLP S3#	SLP S4#	SLP S5#	SLP A#	ALWAYS PLANE	M PLANE	SUS PLANE	RUN PLANE	CLOCKS
S0 (Full ON) / M0	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON	ON
S3 (Suspend to RAM) / M3	LOW	HIGH	HIGH	HIGH	ON	ON	ON	OFF	OFF
S4 (Suspend to DISK) / M3	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF	OFF
S5 (SOFT OFF) / M3	LOW	LOW	LOW	HIGH	ON	ON	OFF	OFF	OFF
S3 (Suspend to RAM) / M-OFF	LOW	HIGH	HIGH	LOW	ON	OFF	ON	OFF	OFF
S4 (Suspend to DISK) / M-OFF	LOW	LOW	HIGH	LOW	ON	OFF	OFF	OFF	OFF
S5 (SOFT OFF) / M-OFF	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF	OFF

USB 3.0 PORT#	Connetion
1	JUSB1 (Right side)
2	JUSB2 (Left side)
3	NA
4	DOCKING

## PM TABLE

power plane State	+PWR_SRC +PWR_SRC_S +5V_ALW +3.3V_ALW +3.3V_ALW_PCH +3.3V_RTC_LDO	+3.3V_SUS +1.5V_MEM	+5V_RUN +3.3V_RUN +1.8V_RUN +1.5V_RUN +0.75V_DDR_VTT +VCC_CORE +1.05V_RUN_VTT +1.05V_RUN +GPU_CORE	+3.3V_M +1.05V_M	+3.3V_M +1.05V_M (M-OFF)
S0	ON	ON	ON	ON	ON
S3	ON	ON	OFF	ON	OFF
S5 S4/AC	ON	OFF	OFF	ON	OFF
S5 S4/AC don't exist	OFF	OFF	OFF	OFF	OFF

SATA	DESTINATION
SATA 0	HDD
SATA 1	ODD/ E3 Module Bay
SATA 2	NA
SATA 3	NA
SATA 4	ESATA
SATA 5	Dock

PCH	USB PORT#	DESTINATION
	0	JUSB1 (Right side)
	1	JUSB2 (Left side)
	2	JESA1 (Right side ESATA)
	3	DOCKING
	4	WLAN/WIMAX
	5	WWAN/UWB
	6	DOCKING
	7	USH->BIO
	8	JMINI3(Flash)
	9	JUSB (Left side)
	10	Express card
	11	Bluetooth
	12	Camera
	13	LCD Touch
USH	0	BIO
	1	NA

PCI EXPRESS	DESTINATION
Lane 1	MINI CARD-1 WWAN
Lane 2	MINI CARD-2 WLAN
Lane 3	Express card
Lane 4	E3 Module Bay (USB3)
Lane 5	1/2 MINI CARD-3 PCIE
Lane 6	Card Reader
Lane 7	10/100/1G LOM
Lane 8	None

Layer No.	Name	Er	Material	Thickness (Material SPEC.) Unit : mil	Thickness (Actuality) Unit : mil
			SolderMask	IT-158	0.50
			Add Plating		1.30
1	Top		Copper foil	0.5oz	0.65
		3.7	Prepreg	1080	2.40
2	GND1		Copper foil	1.0 oz	1.35
		3.7	Core	4mil	3.91
3	Sig 1		Copper foil	1.0 oz	1.35
		4.3	Prepreg	1506+7628H	13.48
4	GND PWR		Copper foil	1.0 oz	1.35
		3.7	Core	4mil	3.91
5	Sig2		Copper foil	1.0 oz	1.35
		4.3	Prepreg	1506+7628H	13.48
6	Sig3		Copper foil	1.0 oz	1.35
		3.7	Core	4mil	3.91
7	GND2		Copper foil	1.0 oz	1.35
		3.7	Prepreg	1080	2.40
8	Bottom		Copper foil	0.5oz	0.65
			Add Plating		1.30
			SolderMask		0.50
Overall Thickness (1.4mm ± 10%)				55.1	55.59000 1.411986


Reference GCE RD data

DSC DP/HDMI Port	Connetion
Port C	Dock DP port 2
Port D	Dock DP port 1
Port E	MB HDMI Conn

## DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.			
Index and Config.			
Title	Document Number	Rev	1.0
Size	LA-7762P		
Date: Wednesday, February 22, 2012	Sheet 3 of 71		

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.






PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.






















DELL CONFIDENTIAL/PROPRIETARY			
Compal Electronics, Inc.			
Title <b>Power Rail</b>			
Size	Document Number <b>LA-7762P</b>	Rev <b>1.0</b>	
Date	Wednesday, February 22, 2012	Sheet	4 of 71







# Follow DG Rev0.71 SM\_DRAMPWROK topology




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.			
Title			
Ivy Bridge (1/6)			
Size	Document Number	Rev	
	LA-7762P	1.0	
Date	Wednesday, February 22, 2012	Sheet	7 of 71

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



## CFG Straps for Processor



PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1: (Default) Normal Operation; Lane # definition matches socket pin map definition 0: Lane Reversed

Display Port Presence Strap	
CFG4	1 : Disabled; No Physical Display Port attached to Embedded Display Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port

PCIe Port Bifurcation Straps	
CFG[6:5]	11: (Default) x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled

PEG DEFER TRAINING	
CFG7	1: (Default) PEG Train immediately following xRESETB de assertion 0: PEG Wait for BIOS for training

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Ivy Bridge (1/6)


LA-7762P

Rev 1.0

Date: Wednesday, February 22, 2012 Sheet 9 of 71

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

# POWER



PEG AND DDR

CORE SUPPLY

SVID

SENSE LINES

Note: Place the PU resistors close to CPU  
RC61 close to CPU 300 - 1500mils


H\_CPU\_SVIDALRT# 1 2 10\_0402\_5%-D <<VIDALERT\_N <60>

CAD Note: Place the PU resistors close to CPU  
RC63 close to CPU 300 - 1500mils

H\_CPU\_SVIDALRT# must be routed between the  
VIDSOUT and VIDSCLK lines to reduce cross  
talk. 18 mils spacing to others.

Iccmax current changed for PDDG Rev0.7

CPU Power Rail Table		
Voltage Rail	Voltage	S0 Iccmax Current (A)
VCC	0.65-1.3	53
VCCIO	1.05	8.5
VAXG	0.0-1.1	26
VCCPLL	1.8	3
VDDQ	1.5	5
VCCSA	0.65-0.9	6
+1.5V_MEM	1.5	12-16 *
* Description		
5A to Mem controller(+1.5V_CPU_VDDQ)		
5-6A to 2 DIMMs/channel		
2-5A to +1.5V_RUN & +0.75V_DDR_VTT		



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Ivy Bridge (1/6)

LA-7762P

Date: Wednesday, February 22, 2012 Sheet 10 of 71

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



**+1.5V\_CPU\_VDDQ Source**

RC74 100K\_0402\_5%-D

RC72 330K\_0402\_1%-D

RC73 20K\_0402\_5%-D

RC75 100K\_0402\_5%-D

RC76 100K\_0402\_5%-D

RC77 100K\_0402\_5%-D

RC78 100K\_0402\_5%-D

RC79 100K\_0402\_5%-D

RC80 100K\_0402\_5%-D

RC81 100K\_0402\_5%-D

RC82 100K\_0402\_5%-D

RC83 100K\_0402\_5%-D

RC84 100K\_0402\_5%-D

RC85 100K\_0402\_5%-D

RC86 100K\_0402\_5%-D

RC87 100K\_0402\_5%-D

RC88 100K\_0402\_5%-D

RC89 100K\_0402\_5%-D

RC90 100K\_0402\_5%-D

RC91 100K\_0402\_5%-D

RC92 100K\_0402\_5%-D

RC93 100K\_0402\_5%-D

RC94 100K\_0402\_5%-D

RC95 100K\_0402\_5%-D

RC96 100K\_0402\_5%-D

RC97 100K\_0402\_5%-D

RC98 100K\_0402\_5%-D

RC99 100K\_0402\_5%-D

RC100 100K\_0402\_5%-D

RC101 100K\_0402\_5%-D

RC102 100K\_0402\_5%-D

RC103 100K\_0402\_5%-D

RC104 100K\_0402\_5%-D

RC105 100K\_0402\_5%-D

RC106 100K\_0402\_5%-D

RC107 100K\_0402\_5%-D

RC108 100K\_0402\_5%-D

RC109 100K\_0402\_5%-D

RC110 100K\_0402\_5%-D

RC111 100K\_0402\_5%-D

RC112 100K\_0402\_5%-D

RC113 100K\_0402\_5%-D

RC114 100K\_0402\_5%-D

RC115 100K\_0402\_5%-D

RC116 100K\_0402\_5%-D

RC117 100K\_0402\_5%-D

RC118 100K\_0402\_5%-D

RC119 100K\_0402\_5%-D

RC120 100K\_0402\_5%-D

RC121 100K\_0402\_5%-D

RC122 100K\_0402\_5%-D

RC123 100K\_0402\_5%-D

RC124 100K\_0402\_5%-D

RC125 100K\_0402\_5%-D

RC126 100K\_0402\_5%-D

RC127 100K\_0402\_5%-D

RC128 100K\_0402\_5%-D

RC129 100K\_0402\_5%-D

RC130 100K\_0402\_5%-D

RC131 100K\_0402\_5%-D

RC132 100K\_0402\_5%-D

RC133 100K\_0402\_5%-D

RC134 100K\_0402\_5%-D

RC135 100K\_0402\_5%-D

RC136 100K\_0402\_5%-D

RC137 100K\_0402\_5%-D

RC138 100K\_0402\_5%-D

RC139 100K\_0402\_5%-D

RC140 100K\_0402\_5%-D

RC141 100K\_0402\_5%-D

RC142 100K\_0402\_5%-D

RC143 100K\_0402\_5%-D

RC144 100K\_0402\_5%-D

RC145 100K\_0402\_5%-D

RC146 100K\_0402\_5%-D

RC147 100K\_0402\_5%-D

RC148 100K\_0402\_5%-D

RC149 100K\_0402\_5%-D

RC150 100K\_0402\_5%-D

RC151 100K\_0402\_5%-D

RC152 100K\_0402\_5%-D

RC153 100K\_0402\_5%-D

RC154 100K\_0402\_5%-D

RC155 100K\_0402\_5%-D

RC156 100K\_0402\_5%-D

RC157 100K\_0402\_5%-D

RC158 100K\_0402\_5%-D

RC159 100K\_0402\_5%-D

RC160 100K\_0402\_5%-D

RC161 100K\_0402\_5%-D

RC162 100K\_0402\_5%-D

RC163 100K\_0402\_5%-D

RC164 100K\_0402\_5%-D

RC165 100K\_0402\_5%-D

RC166 100K\_0402\_5%-D

RC167 100K\_0402\_5%-D

RC168 100K\_0402\_5%-D

RC169 100K\_0402\_5%-D

RC170 100K\_0402\_5%-D

RC171 100K\_0402\_5%-D

RC172 100K\_0402\_5%-D

RC173 100K\_0402\_5%-D

RC174 100K\_0402\_5%-D

RC175 100K\_0402\_5%-D

RC176 100K\_0402\_5%-D

RC177 100K\_0402\_5%-D

RC178 100K\_0402\_5%-D

RC179 100K\_0402\_5%-D

RC180 100K\_0402\_5%-D

RC181 100K\_0402\_5%-D

RC182 100K\_0402\_5%-D

RC183 100K\_0402\_5%-D

RC184 100K\_0402\_5%-D

RC185 100K\_0402\_5%-D

RC186 100K\_0402\_5%-D

RC187 100K\_0402\_5%-D

RC188 100K\_0402\_5%-D

RC189 100K\_0402\_5%-D

RC190 100K\_0402\_5%-D

RC191 100K\_0402\_5%-D

RC192 100K\_0402\_5%-D

RC193 100K\_0402\_5%-D

RC194 100K\_0402\_5%-D

RC195 100K\_0402\_5%-D

RC196 100K\_0402\_5%-D

RC197 100K\_0402\_5%-D

RC198 100K\_0402\_5%-D

RC199 100K\_0402\_5%-D

RC200 100K\_0402\_5%-D

RC201 100K\_0402\_5%-D

RC202 100K\_0402\_5%-D

RC203 100K\_0402\_5%-D

RC204 100K\_0402\_5%-D

RC205 100K\_0402\_5%-D

RC206 100K\_0402\_5%-D

RC207 100K\_0402\_5%-D

RC208 100K\_0402\_5%-D

RC209 100K\_0402\_5%-D

RC210 100K\_0402\_5%-D

RC211 100K\_0402\_5%-D

RC212 100K\_0402\_5%-D

RC213 100K\_0402\_5%-D

RC214 100K\_0402\_5%-D

RC215 100K\_0402\_5%-D

RC216 100K\_0402\_5%-D

RC217 100K\_0402\_5%-D

RC218 100K\_0402\_5%-D

RC219 100K\_0402\_5%-D

RC220 100K\_0402\_5%-D

RC221 100K\_0402\_5%-D

RC222 100K\_0402\_5%-D

RC223 100K\_0402\_5%-D

RC224 100K\_0402\_5%-D

RC225 100K\_0402\_5%-D

RC226 100K\_0402\_5%-D

RC227 100K\_0402\_5%-D

RC228 100K\_0402\_5%-D

RC229 100K\_0402\_5%-D


RC230 100K\_0402\_5%-D

RC231 100K\_0402\_5%-D

RC232 100K\_0402\_5%-D

RC233 100K\_0402\_5%-D

RC



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

**DELL CONFIDENTIAL/PROPRIETARY**

**Compal Electronics, Inc.**


### Ivy Bridge (1/6)

**LA-7762P**

Date: Wednesday, February 22, 2012 Sheet 11 of 71

## JDIMM1 H=5.2

2-3A to 1 DIMMs/channel




```
Populate RD1, De-Populate RD7 for Intel DDR3
VREFDQ multiple methods M1
Populate RD7, De-Populate RD1 for Intel DDR3
VREFDQ multiple methods M3
```






All VREF traces should have 10 mil trace width

```
<8>   DDR_A_DQS#[0..7] << >>
<8>   DDR_A_D[0..63] << >>
<8>   DDR_A_DQS[0..7] << >>
<8>   DDR_A_MA[0..15] >>
```

Layout Note:  
Place near JDIMM1



Layout Note:  
Place near JDIMM1.203,204



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

**Compal Electronics, Inc.**

**DDRIII-SODIMM SLOT1**

**LA-7762P**


1.0

Date: Wednesday, February 22, 2012 Sheet 12 of 71





CMOS CLR1		CMOS setting	
Shunt	Clear CMOS	Open	Keep CMOS
ME CLR1		TPM setting	
Shunt	Clear ME RTC Registers	Open	Keep ME RTC Registers



www.aitech.ru

DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.


PCH (1/8)

LA-7762P


Date: Wednesday, February 22, 2012 Sheet 14 of 72

















Note: PCH has internal pull up 20k ohm on E3\_PAID\_TS\_DET# (GPIO27)

SLP\_ME\_CSW\_DEV# PLL ON DIE VR ENABLE




ENABLED - HIGH DEFAULT  
DISABLED - LOW



Layout note:  
Trace wide 10mil & length 30mil  
All NCTF pins should have thick traces at 45° from the pad.



Layout note:  
Trace wide 10mil & length 30mil  
All NCTF pins should have thick traces at 45° from the pad.




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

PCH (5/8)

LA-7762P

Wednesday, February 22, 2012



PCH Power Rail Table		
Voltage Rail	Voltage	SO Iccmax Current (A)
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.288
VccADAC3	3.3	0.063
VccADPLLA	1.05	0.08
VccADPLLB	1.05	0.08
VccCore	1.05	1.7
VccDMI	1.05	0.047
VccIO	1.05	3.711
VccASW	1.05	0.903
VccSPI	3.3	0.01
VccDSW3_3	3.3	0.001
VCCDFTERM	1.8	0.002
VccRTC	3.3	6uA
VccSus3_3	3.3	0.126
VccSusHDA	3.3	0.01
VccVRM	1.8 / 1.5	0.167
VccClkDMI	1.05	0.07
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.055
VccALVDS	3.3	0.001
VccTX_LVDS	1.8	0.04

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title	PCH (6/8)		
Size	Document Number	Rev	
	LA-7762P	1.0	
Date:	Wednesday, February 22, 2012	Sheet	19 of 71

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





UH4H		
H5	VSS[0]	
AA17	VSS[80]	AK38
AA2	VSS[81]	AK4
AA3	VSS[82]	AK42
AA33	VSS[83]	AK46
AA34	VSS[84]	AK8
AB11	VSS[85]	AL16
AB14	VSS[86]	AL17
AB39	VSS[87]	AL19
AB4	VSS[88]	AL2
AB43	VSS[89]	AL21
AB5	VSS[90]	AL23
AB7	VSS[91]	AL26
AC19	VSS[92]	AL27
AC2	VSS[93]	AL31
AC21	VSS[94]	AL33
AC24	VSS[95]	AL34
AC33	VSS[96]	AL48
AC34	VSS[97]	AM11
AC48	VSS[98]	AM14
AD10	VSS[99]	AM36
AD11	VSS[100]	AM39
AD12	VSS[101]	AM43
AD13	VSS[102]	AM45
AD19	VSS[103]	AM46
AD24	VSS[104]	AM7
AD26	VSS[105]	AN2
AD27	VSS[106]	AN29
AD33	VSS[107]	AN3
AD34	VSS[108]	AN31
AD36	VSS[109]	AP12
AD37	VSS[110]	AP19
AD38	VSS[111]	AP28
AD39	VSS[112]	AP30
AD4	VSS[113]	AP32
AD40	VSS[114]	AP38
AD42	VSS[115]	AP4
AD43	VSS[116]	AP42
AD45	VSS[117]	AP46
AD46	VSS[118]	AP8
AD8	VSS[119]	AR2
AE2	VSS[120]	AR48
AE3	VSS[121]	AT11
AF10	VSS[122]	AT13
AF12	VSS[123]	AT18
AD14	VSS[124]	AT22
AD16	VSS[125]	AT23
VSS[126]	VSS[126]	AT28
AF19	VSS[127]	AT30
AF24	VSS[128]	AT32
AF26	VSS[129]	AT34
AF27	VSS[130]	AT39
AF29	VSS[131]	AT42
AF31	VSS[132]	AT46
AF38	VSS[133]	AT7
AF4	VSS[134]	AU24
AF42	VSS[135]	AU30
AF46	VSS[136]	AV16
AF5	VSS[137]	AV20
AF7	VSS[138]	AV24
AF8	VSS[139]	AV30
AG19	VSS[140]	AV38
AG2	VSS[141]	AV4
AG31	VSS[142]	AV43
AG48	VSS[143]	AV8
AH11	VSS[144]	AW14
AH3	VSS[145]	AW18
AH36	VSS[146]	AW2
AH39	VSS[147]	AW22
AH40	VSS[148]	AW26
AH42	VSS[149]	AW28
AH46	VSS[150]	AW32
AH7	VSS[151]	AW34
AJ19	VSS[152]	AW36
AJ21	VSS[153]	AW40
AJ24	VSS[154]	AW48
AJ33	VSS[155]	AV11
AJ34	VSS[156]	AY12
AK12	VSS[157]	AY22
AK3	VSS[158]	AY28

BD82PPSM-QNHN-A0\_BGA989-D

UH4I		
F3	VSS[159]	
AY4	VSS[159]	H46
AY42	VSS[160]	K18
AY46	VSS[161]	K26
AY8	VSS[162]	K39
B11	VSS[163]	K46
B15	VSS[164]	K7
B19	VSS[165]	L18
B23	VSS[166]	L2
B27	VSS[167]	L20
B31	VSS[168]	L26
B35	VSS[169]	L28
B39	VSS[170]	L36
B7	VSS[171]	L48
F45	VSS[172]	M12
BB12	VSS[173]	M16
BB16	VSS[174]	M18
BB20	VSS[175]	M22
BB22	VSS[176]	M24
BB24	VSS[177]	M30
BB28	VSS[178]	M32
BB30	VSS[179]	M34
BB38	VSS[180]	M38
BB4	VSS[181]	M4
BB46	VSS[182]	M42
BC14	VSS[183]	M46
BC18	VSS[184]	M8
BC2	VSS[185]	N18
BC22	VSS[186]	N26
BC26	VSS[187]	N47
BC32	VSS[188]	P11
BC34	VSS[189]	P18
BC36	VSS[190]	T33
BC40	VSS[191]	VSS[200]
BC42	VSS[192]	VSS[201]
BC48	VSS[193]	VSS[202]
BD46	VSS[194]	VSS[203]
BE22	VSS[195]	VSS[204]
BE26	VSS[196]	VSS[205]
BE28	VSS[197]	VSS[206]
BE40	VSS[198]	VSS[207]
BF10	VSS[199]	VSS[208]
BF12	VSS[200]	VSS[209]
BF16	VSS[201]	VSS[210]
BF20	VSS[202]	VSS[211]
BF22	VSS[203]	VSS[212]
BF24	VSS[204]	VSS[213]
BF26	VSS[205]	VSS[214]
BF28	VSS[206]	VSS[215]
BD3	VSS[207]	VSS[216]
BF30	VSS[208]	VSS[217]
BF38	VSS[209]	VSS[218]
BF40	VSS[210]	VSS[219]
BF42	VSS[211]	VSS[220]
BF46	VSS[212]	VSS[221]
BF48	VSS[213]	VSS[222]
BF50	VSS[214]	VSS[223]
BF52	VSS[215]	VSS[224]
BF54	VSS[216]	VSS[225]
BF56	VSS[217]	VSS[226]
BF58	VSS[218]	VSS[227]
BF60	VSS[219]	VSS[228]
BF62	VSS[220]	VSS[229]
BF64	VSS[221]	VSS[230]
BF66	VSS[222]	VSS[231]
BF68	VSS[223]	VSS[232]
BF70	VSS[224]	VSS[233]
BF72	VSS[225]	VSS[234]
BF74	VSS[226]	VSS[235]
BF76	VSS[227]	VSS[236]
BF78	VSS[228]	VSS[237]
BF80	VSS[229]	VSS[238]
BF82	VSS[230]	VSS[239]
BF84	VSS[231]	VSS[240]
BF86	VSS[232]	VSS[241]
BF88	VSS[233]	VSS[242]
BF90	VSS[234]	VSS[243]
BF92	VSS[235]	VSS[244]
BF94	VSS[236]	VSS[245]
BF96	VSS[237]	VSS[246]
BF98	VSS[238]	VSS[247]
BF100	VSS[239]	VSS[248]
BF102	VSS[240]	VSS[249]
BF104	VSS[241]	VSS[250]
BF106	VSS[242]	VSS[251]
BF108	VSS[243]	VSS[252]
BF110	VSS[244]	VSS[253]
BF112	VSS[245]	VSS[254]
BF114	VSS[246]	VSS[255]
BF116	VSS[247]	VSS[256]
BF118	VSS[248]	VSS[257]
BF120	VSS[249]	VSS[258]

BD82PPSM-QNHN-A0\_BGA989-D



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.







DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title			
PCH (8/8)			
Size	Document Number	Rev	
	LA-7762P	1.0	
Date:	Wednesday, February 22, 2012	Sheet	21 of 71




The schematic diagram illustrates the power supply section of the U9 module. It shows the connection of external power inputs to the module's internal regulators. The +5V\_RUN input is connected to a 0.1uF 40V 25V6K-D capacitor (C275) and a 10uF 0.085 10V6K-D capacitor (C276). The +3.3V\_RUN input is connected to a 0.1uF 40V 25V6K-D capacitor (C305) and a 10uF 0.060 6.3V6K-D capacitor (C306). The module's internal regulators are represented by diodes: REM DIODE1 N 4022 (C270), REM DIODE1 P 4022 (C271), REM DIODE2 N 4022 (C272), and REM DIODE2 P 4022 (C273). The module's output is connected to the +3.3V\_M input, which is also connected to a 10K 0402 5%-D resistor (R389). The module's output is also connected to the VDD\_PWRGD input, which is also connected to a 10K 0402 5%-D resistor (R1639). The module's output is also connected to the VDDH, VDDL, and VDD\_PWRGD inputs.




**LA-7762P**

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


## Channel A



## Channel B



www.aitech1.ru




DELL CONFIDENTIAL/PROPRIETARY






Compal Electronics, Inc.

Title		LA-7762P	
Size	Document Number	Rev	1.0
Date:	Wednesday, February 22, 2012	Sheet	23 of 71


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




## LCD Power



## For Webcam



## Touch Screen Connector



DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.


eDP & CAM & TS Conn

LA-7762P

Size	Document Number	Rev
Date: Wednesday, February 22, 2012	Sheet 24 of 71	1.0

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Channel B --> PCH



Port 1 --> MB Port RGB

Port 2 --> Docking Port RGB

CRT_SWITCH	0	0	1	1
DGPU_SELECT#	0	1	0	1
EDID_SELECT#	0	1	0	1
	A --> Port 1	B --> Port 1	A --> Port 2	B --> Port 2







DELL CONFIDENTIAL/PROPRIETARY







**Compal Electronics, Inc.**

Title			
<b>CRT/Video switch</b>			
Size	Document Number	Rev	
	<b>LA-7762P</b>	<b>1.0</b>	
Date:	Wednesday, February 22, 2012	Sheet	25 of 71


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



PIN	PS8171		SN75DP139	
	SIGNAL	CONNECTION	SIGNAL	CONNECTION
1	ASQ0	NC	GND	Stuff R488
3	PEQ		SRC	
4	PIO		I2C_EN	Stuff R476
6	REXT	Stuff R467	VSadj	Stuff R489
10	CEXT	Stuff C358	NC	NC
11	APD	Stuff R478	VCC	Stuff R490
12	ASQ1	Stuff R475	GND	Stuff R493
27	EMI0		GND	Stuff R494
33	EMI1		VCC	Stuff R495
34	DDCBUF		HPDINV	Stuff R474
35	PRE		OVS	



www.aitech1.ru




DELL CONFIDENTIAL/PROPRIETARY







Compal Electronics, Inc.			
HDMI port			
Size	Document Number	Rev	
	LA-7762P	1.0	
Date:	Wednesday, February 22, 2012	Sheet	26 of 71

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

## AUX/DDC GPU for DPC to E-DOCK



## AUX/DDC GPU for DPD to E-DOCK






www.aitech1.ru

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.	
DP AUX SW	
LA-7762P	Rev 1.0
Date: Wednesday, February 22, 2012	Sheet 27 of 71







PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



		<p align="center"><b>Compal Electronics, Inc.</b></p>	
<p>Title</p>		<p align="center"><b>HDD CONNECTOR</b></p>	
<p>Size</p>	<p>Document Number</p>	<p align="center"><b>LA-7762P</b></p>	<p>Rev 1.0</p>
<p>Date: Wednesday, February 22, 2012</p>		<p>Sheet 28 of 71</p>	



For ODD



www.aitech1.ru


DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.




Title			
ODD CONNECTOR			
LA-7762P			
Date:	Wednesday, February 22, 2012	Sheet	29 of 71

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

## Internal Speakers Header








PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

Title				
RJ45 Conn				
Size	Document Number			Rev
	LA-7762P			1.0
Date:	Wednesday, February 22, 2012	Sheet	32	of 71



### Co-lay U37 and U38

## China TCM: NationZ & Jetway co-lay



LOW:Power Down Mode  
High:Working Mode

CLK PCI TPM TCM	21
LPC LFRAME#	22
PCH PLTRST# EC	16
IRQ SERIRQ	27
CLKRUN#	15
PP	7
TCM BA1	3
TCM BA0	9


TCM Vender	POP
NationZ	R660, R659, C554, C550
Jetway	C555, RH315

TPM and China TCM Z8H172T Option				
PART/PIN	Ref Des	TCM Enable	TPM Enable	ALL TPM/TCM Disable
TCM circuit	All 4@	POP	@	@
PCH GPIO39 ->TPM_ID1	PU RH268	@	POP	POP
	PD RH271	POP	@	@
PCH GPIO38 ->TPM_ID0	PU RH267	@	POP	@
	PD RH270	POP	@	POP

**DELL CONFIDENTIAL/PROPRIETARY**



## USH conn/TPM

LA-7762P  
Date: Wednesday, February 22, 2012 Sheet 33 of 71



www.aitech1.ru

Note: The trace need to route as daisy-chain and the trace of SD signals need to route as short as possible



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.



Card Reader OZ600FJ0

LA-7762P

Date: Wednesday, February 22, 2012 Sheet 34 of 71 Rev 1.0




## SIM Card Push-Push




Date: Wednesday, February 22, 2012	Sheet 35 of 71
------------------------------------	----------------




## Power Control for Mini card1




## Power Control for Mini card2



## Power Control for Mini card3




## Express Card PWR S/W



Note: Add connection on pin4, pin5, pin13 and pin14 to support GMT 2nd source part

## Express Card Conn.



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


Title		
PCIE-SATA SW / PCIE PWR		
Size	Document Number	Rev
	LA-7762P	1.0
Date:	Wednesday, February 22, 2012	Sheet 36 of 71











	VGA_ID0
Discrete	0
UMA	1

ME\_FWP PCH has internal 20K PD.  
(suspend power rail)

DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.		
Title <b>ECE5048</b>		
Size	Document Number <b>LA-7762P</b>	Rev <b>1.0</b>
Date	Wednesday, February 22, 2012	Sheet 40 of 71


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.









**+3.3V\_ALW\_PCH Source**




**+3.3V\_SUS Source**




**+3.3V\_M Source**




**Discharge Circuit**




**DC/DC Interface**




**+1.5V\_RUN Source**




**+1.05V\_RUN Source**



**+5V\_RUN Source**



**+3.3V\_RUN Source**



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.






POWER CONTROL

LA-7762P





Date: Wednesday, February 22, 2012 Sheet 43 of 72

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





LED Circuit Control Table		
	SYS_LED_MASK#	LID_CL#
Mask All LEDs (Sniffer Function)	0	X
Mask Base MB LEDs (Lid Closed)	1	0
Do not Mask LEDs (Lid Opened)	1	1



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.  
PWR SW/LED/PAD/ME


Size Document Number  
LA-7762P  
Date: Wednesday, February 22, 2012 Sheet 44 of 71

<6> PEG\_CTX\_GRX\_P[0..15] >> PEG\_CTX\_GRX\_P[0..15]  
<6> PEG\_CTX\_GRX\_N[0..15] >> PEG\_CTX\_GRX\_N[0..15]  
<6> PEG\_CRX\_GTX\_P[0..15] >> PEG\_CRX\_GTX\_P[0..15]  
<6> PEG\_CRX\_GTX\_N[0..15] >> PEG\_CRX\_GTX\_N[0..15]

PEG_CRX_GTX_P0	CV1	2	1	0.22u	0402	16V7K-D	PEG_CRX_GTX_C_P0
PEG_CRX_GTX_N0	CV2	2	1	0.22u	0402	16V7K-D	PEG_CRX_GTX_C_N0
PEG_CRX_GTX_P1	CV4	2	1	0.22u	0402	16V7K-D	PEG_CRX_GTX_C_P1
PEG_CRX_GTX_N1	CV3	2	1	0.22u	0402	16V7K-D	PEG_CRX_GTX_C_N1
PEG_CRX_GTX_P2	CV5	2	1	0.22u	0402	16V7K-D	PEG_CRX_GTX_C_P2
PEG_CRX_GTX_N2	CV6	2	1	0.22u	0402	16V7K-D	PEG_CRX_GTX_C_N2
PEG_CRX_GTX_P3	CV7	2	1	0.22u	0402	16V7K-D	PEG_CRX_GTX_C_P3
PEG_CRX_GTX_N3	CV8	2	1	0.22u	0402	16V7K-D	PEG_CRX_GTX_C_N3
PEG_CRX_GTX_P4	CV9	2	1	0.22u	0402	16V7K-D	PEG_CRX_GTX_C_P4
PEG_CRX_GTX_N4	CV10	2	1	0.22u	0402	16V7K-D	PEG_CRX_GTX_C_N4
PEG_CRX_GTX_P5	CV11	2	1	0.22u	0402	16V7K-D	PEG_CRX_GTX_C_P5
PEG_CRX_GTX_N5	CV12	2	1	0.22u	0402	16V7K-D	PEG_CRX_GTX_C_N5
PEG_CRX_GTX_P6	CV14	2	1	0.22u	0402	16V7K-D	PEG_CRX_GTX_C_P6
PEG_CRX_GTX_N6	CV15	2	1	0.22u	0402	16V7K-D	PEG_CRX_GTX_C_N6
PEG_CRX_GTX_P7	CV16	2	1	0.22u	0402	16V7K-D	PEG_CRX_GTX_C_P7
PEG_CRX_GTX_N7	CV17	2	1	0.22u	0402	16V7K-D	PEG_CRX_GTX_C_N7
PEG_CRX_GTX_P8	CV18	2	1	0.22u	0402	16V7K-D	PEG_CRX_GTX_C_P8
PEG_CRX_GTX_N8	CV19	2	1	0.22u	0402	16V7K-D	PEG_CRX_GTX_C_N8
PEG_CRX_GTX_P9	CV20	2	1	0.22u	0402	16V7K-D	PEG_CRX_GTX_C_P9
PEG_CRX_GTX_N9	CV21	2	1	0.22u	0402	16V7K-D	PEG_CRX_GTX_C_N9
PEG_CRX_GTX_P10	CV22	2	1	0.22u	0402	16V7K-D	PEG_CRX_GTX_C_P10
PEG_CRX_GTX_N10	CV23	2	1	0.22u	0402	16V7K-D	PEG_CRX_GTX_C_N10
PEG_CRX_GTX_P11	CV24	2	1	0.22u	0402	16V7K-D	PEG_CRX_GTX_C_P11
PEG_CRX_GTX_N11	CV25	2	1	0.22u	0402	16V7K-D	PEG_CRX_GTX_C_N11
PEG_CRX_GTX_P12	CV26	2	1	0.22u	0402	16V7K-D	PEG_CRX_GTX_C_P12
PEG_CRX_GTX_N12	CV27	2	1	0.22u	0402	16V7K-D	PEG_CRX_GTX_C_N12
PEG_CRX_GTX_P13	CV28	2	1	0.22u	0402	16V7K-D	PEG_CRX_GTX_C_P13
PEG_CRX_GTX_N13	CV29	2	1	0.22u	0402	16V7K-D	PEG_CRX_GTX_C_N13
PEG_CRX_GTX_P14	CV30	2	1	0.22u	0402	16V7K-D	PEG_CRX_GTX_C_P14
PEG_CRX_GTX_N14	CV31	2	1	0.22u	0402	16V7K-D	PEG_CRX_GTX_C_N14
PEG_CRX_GTX_P15	CV32	2	1	0.22u	0402	16V7K-D	PEG_CRX_GTX_C_P15
PEG_CRX_GTX_N15	CV33	2	1	0.22u	0402	16V7K-D	PEG_CRX_GTX_C_N15






don't connect to PCH




PEG_CTX_GRX_P0	AN12	PEG_CTX_GRX_N0	AN12
PEG_CTX_GRX_P1	AN13	PEG_CTX_GRX_N1	AN13
PEG_CTX_GRX_P2	AN14	PEG_CTX_GRX_N2	AN14
PEG_CTX_GRX_P3	AN15	PEG_CTX_GRX_N3	AN15
PEG_CTX_GRX_P4	AN16	PEG_CTX_GRX_N4	AN16
PEG_CTX_GRX_P5	AN17	PEG_CTX_GRX_N5	AN17
PEG_CTX_GRX_P6	AN18	PEG_CTX_GRX_N6	AN18
PEG_CTX_GRX_P7	AN19	PEG_CTX_GRX_N7	AN19
PEG_CTX_GRX_P8	AN20	PEG_CTX_GRX_N8	AN20
PEG_CTX_GRX_P9	AN21	PEG_CTX_GRX_N9	AN21
PEG_CTX_GRX_P10	AN22	PEG_CTX_GRX_N10	AN22
PEG_CTX_GRX_P11	AN23	PEG_CTX_GRX_N11	AN23
PEG_CTX_GRX_P12	AN24	PEG_CTX_GRX_N12	AN24
PEG_CTX_GRX_P13	AN25	PEG_CTX_GRX_N13	AN25
PEG_CTX_GRX_P14	AN26	PEG_CTX_GRX_N14	AN26
PEG_CTX_GRX_P15	AN27	PEG_CTX_GRX_N15	AN27


PEG_CRX_GTX_C_P0	AK14	PEG_CRX_GTX_C_N0	AK14
PEG_CRX_GTX_C_P1	AK15	PEG_CRX_GTX_C_N1	AK15
PEG_CRX_GTX_C_P2	AK16	PEG_CRX_GTX_C_N2	AK16
PEG_CRX_GTX_C_P3	AK17	PEG_CRX_GTX_C_N3	AK17
PEG_CRX_GTX_C_P4	AK18	PEG_CRX_GTX_C_N4	AK18
PEG_CRX_GTX_C_P5	AK19	PEG_CRX_GTX_C_N5	AK19
PEG_CRX_GTX_C_P6	AK20	PEG_CRX_GTX_C_N6	AK20
PEG_CRX_GTX_C_P7	AK21	PEG_CRX_GTX_C_N7	AK21
PEG_CRX_GTX_C_P8	AK22	PEG_CRX_GTX_C_N8	AK22
PEG_CRX_GTX_C_P9	AK23	PEG_CRX_GTX_C_N9	AK23
PEG_CRX_GTX_C_P10	AK24	PEG_CRX_GTX_C_N10	AK24
PEG_CRX_GTX_C_P11	AK25	PEG_CRX_GTX_C_N11	AK25
PEG_CRX_GTX_C_P12	AK26	PEG_CRX_GTX_C_N12	AK26
PEG_CRX_GTX_C_P13	AK27	PEG_CRX_GTX_C_N13	AK27
PEG_CRX_GTX_C_P14	AK28	PEG_CRX_GTX_C_N14	AK28
PEG_CRX_GTX_C_P15	AK29	PEG_CRX_GTX_C_N15	AK29




PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

GPU_PWR_LEVEL	
LOW	Low Performance
HIGH	High Performance












**DELL CONFIDENTIAL/PROPRIETARY**  
**Compal Electronics, Inc.**  
Title  
**N13M PCIE,I2C,DAC,GPIO**  
Size Document Number  
**LA-7762P**  
Date Wednesday, February 22, 2012 Sheet 45 of 71 Rev 1.0





# POWER



DELL CONFIDENTIAL/PROPRIETARY


**Compal Electronics, Inc.**

Title **N13M Power**

**LA-7762P**

Date:	Wednesday, February 22, 2012	Sheet	47	of	71
-------	------------------------------	-------	----	----	----

Caps on Power Side



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title			
N13M Power GFX Core			
Size	Document Number	Rev	
	LA-7762P	1.0	
Date:	Wednesday, February 22, 2012	Sheet	48 of 71

FBA\_D[0..31] <<> FBA\_D[0..31] <51>  
FBA\_D[32..63] <<> FBA\_D[32..63] <52>  
FBA\_CMD[0..31] <<> FBA\_CMD[0..31] <51,52>  
FBA\_DB[4..7] <<> FBA\_DB[4..7] <52>  
FBA\_DB[0..3] <<> FBA\_DB[0..3] <51>  
FBA\_EDC[4..7] <<> FBA\_EDC[4..7] <52>  
FBA\_EDC[0..3] <<> FBA\_EDC[0..3] <51>

### GDDR5 CMD Mapping Table

<0..31>	<32..63>	Memory
CMD12	CMD28	RAS#
CMD15	CMD31	CAS#
CMD5	CMD21	WE#
CMD0	CMD16	CS#
CMD8	CMD24	AB1#
CMD2	CMD6	A0 A10
CMD10	CMD18	A1 A9
CMD27	CMD11	A2 BA0
CMD1	CMD17	A3 BA3
CMD3	CMD19	A4 BA2
CMD20	CMD22	A5 BA1
CMD7	CMD23	A6 A11
CMD6	CMD22	A7 A8
CMD9	CMD25	A12 FRU
CMD14	CMD30	CKE#
CMD13	CMD29	RESET#


Part 2 of 7

### MEMORY INTERFACE


FBA_D00	L28	FBA_CMD0	U30	FBA_CMD0	U30	FBA_CMD0	U30
FBA_D01	M29	FBA_CMD1	T31	FBA_CMD1	T31	FBA_CMD1	T31
FBA_D02	L29	FBA_CMD2	U29	FBA_CMD2	U29	FBA_CMD2	U29
FBA_D03	M28	FBA_CMD3	R34	FBA_CMD3	R34	FBA_CMD3	R34
FBA_D04	N31	FBA_CMD4	R33	FBA_CMD4	R33	FBA_CMD4	R33
FBA_D05	P29	FBA_CMD5	U32	FBA_CMD5	U32	FBA_CMD5	U32
FBA_D06	R29	FBA_CMD6	U33	FBA_CMD6	U33	FBA_CMD6	U33
FBA_D07	P28	FBA_CMD7	U28	FBA_CMD7	U28	FBA_CMD7	U28
FBA_D08	J28	FBA_CMD8	V28	FBA_CMD8	V28	FBA_CMD8	V28
FBA_D09	H29	FBA_CMD9	V29	FBA_CMD9	V29	FBA_CMD9	V29
FBA_D10	H28	FBA_CMD10	U30	FBA_CMD10	U30	FBA_CMD10	U30
FBA_D11	H28	FBA_CMD11	U34	FBA_CMD11	U34	FBA_CMD11	U34
FBA_D12	G29	FBA_CMD12	U31	FBA_CMD12	U31	FBA_CMD12	U31
FBA_D13	E31	FBA_CMD13	V34	FBA_CMD13	V34	FBA_CMD13	V34
FBA_D14	E32	FBA_CMD14	Y32	FBA_CMD14	Y32	FBA_CMD14	Y32
FBA_D15	F30	FBA_CMD15	AA31	FBA_CMD15	AA31	FBA_CMD15	AA31
FBA_D16	C34	FBA_CMD16	AA29	FBA_CMD16	AA29	FBA_CMD16	AA29
FBA_D17	D32	FBA_CMD17	AC34	FBA_CMD17	AC34	FBA_CMD17	AC34
FBA_D18	F32	FBA_CMD18	AC33	FBA_CMD18	AC33	FBA_CMD18	AC33
FBA_D19	C33	FBA_CMD19	Y28	FBA_CMD19	Y28	FBA_CMD19	Y28
FBA_D20	F33	FBA_CMD20	Y29	FBA_CMD20	Y29	FBA_CMD20	Y29
FBA_D21	F32	FBA_CMD21	W31	FBA_CMD21	W31	FBA_CMD21	W31
FBA_D22	H33	FBA_CMD22	Y30	FBA_CMD22	Y30	FBA_CMD22	Y30
FBA_D23	H32	FBA_CMD23	AA34	FBA_CMD23	AA34	FBA_CMD23	AA34
FBA_D24	P34	FBA_CMD24	Y31	FBA_CMD24	Y31	FBA_CMD24	Y31
FBA_D25	P32	FBA_CMD25	Y34	FBA_CMD25	Y34	FBA_CMD25	Y34
FBA_D26	P31	FBA_CMD26	Y33	FBA_CMD26	Y33	FBA_CMD26	Y33
FBA_D27	P33	FBA_CMD27	Y31	FBA_CMD27	Y31	FBA_CMD27	Y31
FBA_D28	L31	FBA_CMD28	Y34	FBA_CMD28	Y34	FBA_CMD28	Y34
FBA_D29	L34	FBA_CMD29	Y33	FBA_CMD29	Y33	FBA_CMD29	Y33
FBA_D30	L32	FBA_CMD30	Y31	FBA_CMD30	Y31	FBA_CMD30	Y31
FBA_D31	L33	FBA_CMD31	Y31	FBA_CMD31	Y31	FBA_CMD31	Y31
FBA_D32	AG28	FBA_CMD32	Y31	FBA_CMD32	Y31	FBA_CMD32	Y31
FBA_D33	AF29	FBA_CMD33	Y31	FBA_CMD33	Y31	FBA_CMD33	Y31
FBA_D34	AG29	FBA_CMD34	Y31	FBA_CMD34	Y31	FBA_CMD34	Y31
FBA_D35	AF31	FBA_CMD35	Y31	FBA_CMD35	Y31	FBA_CMD35	Y31
FBA_D36	AD30	FBA_CMD36	Y31	FBA_CMD36	Y31	FBA_CMD36	Y31
FBA_D37	AD29	FBA_CMD37	Y31	FBA_CMD37	Y31	FBA_CMD37	Y31
FBA_D38	AC29	FBA_CMD38	Y31	FBA_CMD38	Y31	FBA_CMD38	Y31
FBA_D39	AD28	FBA_CMD39	Y31	FBA_CMD39	Y31	FBA_CMD39	Y31
FBA_D40	A29	FBA_CMD40	Y31	FBA_CMD40	Y31	FBA_CMD40	Y31
FBA_D41	AK29	FBA_CMD41	Y31	FBA_CMD41	Y31	FBA_CMD41	Y31
FBA_D42	AJ30	FBA_CMD42	Y31	FBA_CMD42	Y31	FBA_CMD42	Y31
FBA_D43	AK28	FBA_CMD43	Y31	FBA_CMD43	Y31	FBA_CMD43	Y31
FBA_D44	AM29	FBA_CMD44	Y31	FBA_CMD44	Y31	FBA_CMD44	Y31
FBA_D45	AM31	FBA_CMD45	Y31	FBA_CMD45	Y31	FBA_CMD45	Y31
FBA_D46	AN29	FBA_CMD46	Y31	FBA_CMD46	Y31	FBA_CMD46	Y31
FBA_D47	AM30	FBA_CMD47	Y31	FBA_CMD47	Y31	FBA_CMD47	Y31
FBA_D48	AN31	FBA_CMD48	Y31	FBA_CMD48	Y31	FBA_CMD48	Y31
FBA_D49	AN32	FBA_CMD49	Y31	FBA_CMD49	Y31	FBA_CMD49	Y31
FBA_D50	AP30	FBA_CMD50	Y31	FBA_CMD50	Y31	FBA_CMD50	Y31
FBA_D51	AF32	FBA_CMD51	Y31	FBA_CMD51	Y31	FBA_CMD51	Y31
FBA_D52	AM33	FBA_CMD52	Y31	FBA_CMD52	Y31	FBA_CMD52	Y31
FBA_D53	AL31	FBA_CMD53	Y31	FBA_CMD53	Y31	FBA_CMD53	Y31
FBA_D54	AK33	FBA_CMD54	Y31	FBA_CMD54	Y31	FBA_CMD54	Y31
FBA_D55	AK32	FBA_CMD55	Y31	FBA_CMD55	Y31	FBA_CMD55	Y31
FBA_D56	AD34	FBA_CMD56	Y31	FBA_CMD56	Y31	FBA_CMD56	Y31
FBA_D57	AD32	FBA_CMD57	Y31	FBA_CMD57	Y31	FBA_CMD57	Y31
FBA_D58	AC30	FBA_CMD58	Y31	FBA_CMD58	Y31	FBA_CMD58	Y31
FBA_D59	AD33	FBA_CMD59	Y31	FBA_CMD59	Y31	FBA_CMD59	Y31
FBA_D60	AF31	FBA_CMD60	Y31	FBA_CMD60	Y31	FBA_CMD60	Y31
FBA_D61	AG34	FBA_CMD61	Y31	FBA_CMD61	Y31	FBA_CMD61	Y31
FBA_D62	AG32	FBA_CMD62	Y31	FBA_CMD62	Y31	FBA_CMD62	Y31
FBA_D63	AG33	FBA_CMD63	Y31	FBA_CMD63	Y31	FBA_CMD63	Y31

N13M\_FCBGA908-D


### +1.8V\_RUN\_GFX Source




### +3.3V\_RUN\_GFX Source




### +1.5V\_MEM\_GFX Source



### +1.05V\_RUN\_VTT\_GFX Source



DELL CONFIDENTIAL/PROPRIETARY



**Compal Electronics, Inc.**

**N13M Memory**

**LA-7762P**


Date: Wednesday, February 22, 2012

Size	Document Number	Rev
	LA-7762P	1.0
Sheet	49	of 71

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



CHANNEL-B NOT TO USE, NEED TO BE DISABLED




PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title			
N13M Memory (2)			
Size	Document Number	Rev	
	LA-7762P	1.0	
Date	Wednesday, February 22, 2012	Sheet	50 of 71





**DELL CONFIDENTIAL/PROPRIETÀ**

**Compal Electronics, Inc.**


## VRAM A Lower


**LA-7762P**

Date:	Wednesday, February 22, 2012	Sheet	51	of	71
-------	------------------------------	-------	----	----	----


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

# Memory Partition A - Upper 32 bits





www.aitech1.ru




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title		+DCIN	
Size	Document Number	LA-7762	
Date:	Wednesday, February 22, 2012	Sheet	53 of 71




3.3VALWP  
TDC 4.745A  
Peak Current 6.778A  
OCP current 8.134A

5VALWP  
TDC 7.464A  
Peak Current 10.643A  
OCP current 12.772A

Security Classification		Compal Secret Data		Title	
Issued Date	2007/08/02	Deciphered Date	<Deciphered_Date>	+5V/+3.3V	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custort	Document Number LA-7762
				Date:	Wednesday, February 22, 2012
				Sheet	54 of 71
				Rev	1.0



```
1.8Volt +/-5%
TDC 0.81A
Peak Current 1.157A
OCP current 1.388A
```



DELL CONFIDENTIAL/PROPRIETARY

**Compal Electronics, Inc.**

### +1.8V\_RUN


Document Number
-----------------

**LA-7762**

Rev	
-----	--

Date: Wednesday, February 22, 2012 Sheet 56 of 71


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




+1.05V<sub>olt</sub> +/- 5%  
TDC 6.78A  
Peak Current 9.59A  
OCP current 11.51A

DELL CONFIDENTIAL/PROPRIETARY

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

			Compal Electronics, Inc.		
Title			+1.05V M		
Size	Document Number				Rev
	LA-7782				1.0
Date:	Wednesday, February 22, 2012		Sheet	57	of 71






THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.		
Title		
+1.05V RUN VTT		
Size		Rev
Document Number		1.0
LA-7782		
Date:	Wednesday, February 22, 2012	Sheet 58 of 71



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.			
+VCC SA			
Size	Document Number	LA-7762	
Date:	Wednesday, February 22, 2012	Sheet	59 of 71

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



VCC\_core  
TDC 52A  
Peak Current 94A  
OCP current 116A  
Load line 1.9

DELL CONFIDENTIAL/PROPRIETARY

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.






Compal Electronics, Inc.

+VCC\_CORE

File	LA-7762		
Size	Document Number	Rev	1.0
Date	Wednesday, February 22, 2012	Sheet	80 of 71






DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.	
Charger	
Size	Document Number
LA-7762	Rev 1.0
Date	Wednesday, February 22, 2012
Sheet	62 of 71

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.






Initial voltage is 0.975V




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
2009/12/01		2010/12/31		VGA CORE	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Document Number	
		C		Chief River VC	
		Date		Wednesday, February 22, 2012	
		Sheet		64 of 71	
		Rev		1.0	






# +VCC\_CORE

# +VCC\_GFXCORE




# +GPU\_CORE



Below is 458544\_CRV\_PDDG\_0.5 Table 5-8.

Socket Bottom	5 x 22 $\mu$ F (0805) 5 x (0805) no-stuff sites
Socket Top	7 x 22 $\mu$ F (0805) 2 x (0805) no-stuff sites

# +1.05V\_RUN\_VTT



For sandy bridge depop PC1267  
For ivy bridge pop PC1267

www.aitech1.ru

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

PROCESSOR DECOUPLING

Title	LA-7762	Rev	1.0
Size	Document Number		
Date	Wednesday, February 22, 2012	Sheet	65 of 71

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

# Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	46	HW	6/21/2011	NV	NV strap setting update.	1. Stuff RV51,RV60,RV52,RV59. 2. Not Stuff RV53,RV54,RV57,RV97,RV99. 3. Change RV52 to 15K $\Omega$ . 4. RV53 with 45.3K 1% for Samsung 64Mx32; with 34.8K 1% for Hynix 64Mx32.	X01
2	37	HW	6/21/2011	COMPAL	USB3.0 & E-SATA behavior error.	U48 pin 10 & pin6 swap, and pin4 & pin5 swap.	X01
3	41	HW	6/21/2011	COMPAL	Modify Touch Pad circuit	De-pop R1162.	X01
4	11	HW	6/21/2011	INTEL	Follow INTEL check list Rev1.5.	RC99 ,RC100 change to 100 $\Omega$	X01
5	31	HW	6/21/2011	IDT	IDT request.	PJP62 change to "JUMP_43X118".	X01
6	29	HW	6/21/2011	COMPAL	Modify WWAN circuit.	JMINI1 pin1 contact to PCIE_WAKE#.	X01
7	34	HW	6/21/2011	COMPAL	Follow E4 VC +3.3V_SUS Source circuit .	Reserve SIO_SLP_S4# contact to Q53 pin2.	X01
8	42	HW	6/27/2011	COMPAL	Leverage 14" schematic to modify Codec circuit.	Remove R167 & R178 (0 $\Omega$ ) .	X01
9	30	HW	7/18/2011	COMPAL	Leverage 14" schematic to modify PCH_GPIO16 pull-up resistor.	Change RH272 from 8.2K $\Omega$ to 10K $\Omega$ .	X01
10	18	HW	7/18/2011	COMPAL	Leverage 14" schematic to modify CAM_MIC_CBL_DET# pull-up resistor.	Change RH331 from 8.2K $\Omega$ to 10K $\Omega$ .	X01
11	43	HW	7/18/2011	COMPAL	Load SW sources output rising time mismatch and COS,cost concern.	Change back to E3 +3.3V/5V_RUN discrete solution	X01
12	15,45	HW	7/28/2011	COMPAL	bass on vender measure crystal EA by pass.	CH18,CH19 change to 6.8pF. CV34,CV35 change to 15pF.	X01
13	35	HW	7/28/2011	COMPAL	Follow INTEL check list(Rev1.5) change PCH GPIO52(PCIE_MCARD2_DET#) pull up resistor to 10K $\Omega$ .	Change R695 from 100K to 10Kohms.	X01
14	45	HW	7/28/2011	COMPAL	DGPU_PEF_RST abnormal during power on.	Change UV14 power to +3.3V_ALW.	X01
16	33	HW	7/28/2011	COMPAL	INTEL power sequence fail on T13(+1.8V_RUN to H_CPUPWRGD assert) due to USH move to sub-board but "USH_PWR_STATE#" no PU/PD for default.	Add R1640, 1M ohms pull down for USH_PWR_STATE# at M/B side	X01
17	11	HW	7/28/2011	COMPAL	Follow INTEL check list Rev1.5 for "VCCIO_SEL" , series resistor no stuff .	De-pop RC140	X01
18	41	HW	7/28/2011	COMPAL	Change board ID to X01	Change R875 to 130Kohms	X01
19	24	HW	7/28/2011	COMPAL	VCC tolerance of U3 is changed to 3.3V	Change U3 to SA00002VK00	X01
20	24	HW	7/28/2011	COMPAL	DELL requests PWM control flexibility.	Reserve D71 for PWM,but de-pop.	X01
21	20,43	HW	7/28/2011	COMPAL	Turn on +5V_ALW_PCH MOSFET Vgs less than cut-in voltage in battery mode.	Add control circuit for +5V_ALW_PCH	X01

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




DELL CONFIDENTIAL/PROPRIETARY		
Compal Electronics, Inc.		
Title EE P.I.R (1/4)		
Size	Document Number	Rev 1.0
LA-7762P		
Date: Wednesday, February 22, 2012	Sheet 66	of 71

# Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
22	40	HW	7/28/2011	SMSC	SMSC no support function for LPC_LDRQ0#.	Delete net, LPC_LDRQ0#. Leave LDRQ0# no connection on both of 5048 and PCH side	X01
23	30	HW	7/28/2011	IDT	CODEC is change to 92HD93.	Pop R162~R166 and de-pop U73.	X01
24	30	HW	7/28/2011	IDT	Co-lay 92HD93 circuit for I2S BUS control.	Reserve 0 Q(R1641) to connect Codec Pin48 of the Codec and EN_I2S_NB_CODEC#.	X01
25	43	HW	8/3/2011	COMPAL	Modify +1.5V_RUN load switch circuit for POWER team suggestion.	Change Q59 from NTGS4141NT1G to AO4728L.	X01
26	16	HW	8/3/2011	COMPAL	Follow INTEL Power down sequence Tc timing fail(BITS:DF493966).	Add AND Gate(TC7SH08FU) input connect PM_APWROK & SIO_SLP_A# , and output connector PM_APWROK_R.	X01
27	42	HW	8/4/2011	COMPAL	Reset IC threshold voltage issue	Change U4 to RT9801A (threshold adjustable).	X01
28	17	HW	8/4/2011	COMPAL	Intel Review Feedback for PCH_GPIO3.	POP RH332.	X01
29	30	HW	8/4/2011	COMPAL	Co-lay 92HD93 with ALC290	Modify codec schematics	X01
30	14	HW	8/4/2011	COMPAL	SPI debug connector interfere power CAP(PC208) change connector type.	Change JSPI1 connector to SP01001DQ00.	X01
31	11	HW	8/5/2011	COMPAL	CH94 and CH95 to D2 size for cost concern	Change CH94 and CH95 from SGA0000170L to SGA00004L0L	X01
32	44	HW	8/11/2011	COMPAL	White light LED brightness is abnormal	change the resistor value: R934 change to 1K,R938 & R955 change to 1.8K,R939 change to 1.4K,R949 & R958 change to 620 and R957 change to 220.	X01
33	11	HW	8/12/2011	COMPAL	S3 resume issue.	Pop RC79 and de-pop RC82.	X01
34	37	HW	8/29/2011	COMPAL	USB3.0 Tx AC coupling follow CRBboard.	change C412 & C413 to 0.1uF.	X01
35	19	HW	8/29/2011	COMPAL	CRT ripple garbage display issue.	change LH1 to 1uH inductor,Change CH36 from 10uF(0603) to 22uF(0805).	X02
36	44	HW	8/29/2011	COMPAL	White light LED brightness is abnormal.	change the resistor value: R934 change to 1K,R938 & R955 change to 1.8K,R939 change to 1.4K,R949 & R958 change to 620 and R957 change to 220.	X02
37	30	HW	9/28/2011	IDT	Audio no sound issue in Dalmore 15 UMA. (BITS:DF504001).	Add C-R snubber circuit,C973~C976(2200P),R1658~R1661(3.3Q).	X02
38	41	HW	9/28/2011	COMPAL	EC has internal pull up for volume signals.	De-pop R1169, R1197, R1118.	X02
39	43	HW	9/28/2011	COMPAL	+3.3V_RUN boot leakage issue.	Pop Q69 & R929.	X02
40	43	HW	9/29/2011	COMPAL	DMN3030LSS-13 poor soldering issue.	change Q55,Q61 to AO4478L.	X02
41	40	HW	9/29/2011	COMPAL	SMSC change ECE5048 Pin A23 to GPIO0.	Link ECE5048 symbol.	X02
42	41	HW	10/12/2011	SMSC	SMSC review feedback.	Reserve R1656 and R1657 100Kohms to GND for I2S disabled.	X02
43	43	HW	10/12/2011	COMPAL	+3.3/5V_RUN inrush current issue with 470pF.	Change C763 and C766 form 470pF to 220pF.	X02

DELL CONFIDENTIAL/PROPRIETARY

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

			<b>Compal Electronics, Inc.</b>	
			Title <b>EE P.I.R (2/4)</b>	
Size	Document Number <b>LA-7762P</b>			Rev <b>1.0</b>
Date: Wednesday, February 22, 2012 Sheet 67 of 71				

# Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
44	30	HW	10/12/2011	COMPAL	Remove ALC290 co-lay circuit.	Remove R1646, C1164, R1644, R1643, R1642, R171, C1204, C1205, R1647, C1165, R1648 and R1645.	X02
45	40	HW	10/13/2011	COMPAL	When suspend/resume cycles, wireless SW GPIO IRQs keeps giving	Add R771 pulling up to +3.3V_ALW for WIRELESS_ON#/OFF and de-pop R766.	X02
46	42	HW	10/13/2011	COMPAL	Chane reset IC to RT9818A-44GU3.	Update U4 symbol and add R1629 for backup of inrush prevention. Change RSMRST# pull up with 100Koms. Pop R1655 and de-pop R1623.	X02
47	42	HW	10/13/2011	COMPAL	Change board ID to X02.	Change R875 to 62Kohms.	X02
48	34	HW	10/13/2011	COMPAL	EMI request to change SD CLK series R.	R676 is changed from 33ohms to 10ohms.	X02
49	ALL	HW	10/13/2011	COMPAL	For cost saving.	Change 0 ohm resistor to short pad.	X02
50	44	HW	10/13/2011	COMPAL	DFX request to change CILP PAD.	Change CLP1 PAD from "79X138" to "110X138" .	X02
51	22	HW	10/21/2011	COMPAL	VSET Setting change Tp from 88 degree to 93 degree.	change R406 from 953Ω to 1.33KΩ.	X02
52	17, 35.	HW	11/08/2011	COMPAL	PCH GPIO52 changed to be free.	De-pop R725, remove R695 and add RH359.	X02
53	ALL	HW	11/08/2011	COMPAL	For cost saving.	Change 1Kohms +-1% to +-5% except RC78, RC80, RC81, RC84, RV32, RV45, RV47 and RV48.	X02
54	11, 43	HW	11/14/2011	COMPAL	AO4728L leakage issue.	Change QC3 and Q59 to AO4304L (SB00000RV00) .	X02
55	33	HW	11/14/2011	COMPAL	+3.3V_RUN Giltch when AC plugin.	Add D87, R1666 and R1665 for HW solution backup.	X02
56	45	HW	11/15/2011	COMPAL	pop option for GPU deeper sleep mode.	Add net name, DPRSLPVR on GPU GPIO16 and reserve RV131.	X02
<del>57</del>	<del>14~21</del>	<del>HW</del>	<del>11/16/2011</del>	<del>COMPAL</del>	<del>Change PCH to C0 version.</del>	<del>Change UH4 to SA00005BU0L.</del>	<del>X02</del>
58	39	HW	11/16/2011	COMPAL	EMI request to add 33Ω for DP port.	Add 33ohm on DPD_DOCK_LANE_P0/N0, DPD_DOCK_LANE_P1/N1, DPD_DOCK_LANE_P2/N2, DPD_DOCK_LANE_P3/N3, DPC_DOCK_LANE_P0/N0, PC_DOCK_LANE_P1/N1, DPC_DOCK_LANE_P2/N2, PC_DOCK_LANE_P3/N3.	X02
59	11, 24, 29, 43, 49.	HW	11/16/2011	COMPAL	Change RC value at Gate of MOS Load SW to modify power rail soft start timing.	RC72 from 100K to 330K; RC143 form 330K to 1M; CC136 form 0.1u to 0.022u R412 from 100K to 470K; R1632 form 1M to 4.7M; C293 form 0.1u to 0.022u R507 from 100K to 470K; R517 form 1M to 4.7M; C400 form 0.1u to 0.022u R722 from 100K to 470K; R1625 form 1M to 4.7M; C644 form 4700p to 220p R729 from 100K to 470K; R1628 form 1M to 4.7M; C650 form 4700p to 220p R917 from 100K to 470K; R1617 form 1M to 4.7M; C770 form 4700p to 220p R920 from 100K to 470K; R1610 form 470K to 2.2M; C771 form 4700p to 470p R930 from 330K to 470K; R1611 form 470K to 1M; C773 form 2200p to 100p R906 from 100K to 470K; C763 form 2200p to 220p R912 from 100K to 470K; C766 form 470p to 220p RV73 from 100K to 470K; RV81 form 470K to 2.2M; CV132 form 2200p to 100p RV67 from 100K to 470K; RV80 form 470K to 2.2M; CV129 form 2200p to 100p RV91 from 100K to 470K; RV94 form 1M to 4.7M; CV186 form 3300p to 220p	X02
60	26	HW	11/29/2011	COMPAL	EMI final solution for HDMI.	1. L19/L20/L21/L22 de-populated & R459/R451/R462/R466/R468/R469/R470/R471 populated 0 ohm. 2. Change R467 from 499ohms to 510ohms to adjust sigal swing. 3. Pop R486 & R487 to enable HDMI repeater pre-emphasis. De-pop LC filter at HDMI conn. side.	X02
61	17, 35, 39.	HW	12/05/2011	COMPAL	EMI solution for E-Docking USB port.	Swap USB Port6 and Port8 and reserve a choke at E-Docking conn. side: Port6 from Mini3 Pink Panther card to E-docking Port8 from E-Docking to Mini3 Pink Panther card	X02
62	36	HW	12/05/2011	COMPAL	From ESD team request	Add 0.1u CAP for EXP_PWR_SW signals, CPUSB#, EXPRCRD_CPPE# and CARD_RESET#	X02

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




Compal Electronics, Inc.			
Title		EE P.I.R (3/4)	
Size	Document Number	LA-7762P	
Date:	Wednesday, February 22, 2012	Sheet	68 of 71

Rev 1.0

# Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
63	40, 45	HW	12/05/2011	COMPAL	Power over rating when using 65W adapter	Add EC5048 GPIOA7, GPU_PWR_LEVEL to slow down GPU when GPU keeps at high performance mode but using 65W adapter	X02
64	14~21	HW	12/05/2011	COMPAL	Change PCH to C1 (QS) version.	Change UH4 to SA00005BU1L.	X02
65	32	HW	12/06/2011	COMPAL	EMI request for ISN Issue.	Add ESD diode on GND_CHASSIS trace if EMI change C485:1000P to 120P.	X02
66	7	HW	12/06/2011	COMPAL	ESD Request.	RC19.2 change to XDP_DBRESET#_R. RC29.2 change to XDP_TDI_R. RC35.2 change to XDP_TDO_R.	X02
67	24	HW	12/06/2011	COMPAL	EMI request for USBP12.[BITS:DF524330]	Pop L12 and De-pop R427,R428.	X02
68	41	HW	02/01/2012	COMPAL	Change board ID to A00.	Change R875 to 33Kohms.	A00
69	32	HW	02/01/2012	COMPAL	30MHz~50MHz LAN broadband noise.	Modify C485 from 10pF to 150pF.	A00
70	44	HW	02/20/2012	COMPAL	ME Request.	SW1 change to SN11100580L.	A00
71	All	HW	02/20/2012	COMPAL	For cost saving.	Change 0 ohm resistor to short pad, total 14 pcs.	A00
72	28	HW	02/20/2012	COMPAL	For cost saving.	HDD PWR De-pop :R1624, R500, R499, R504,R516,Q28, C393, C394.	A00
73	14	HW	02/20/2012	COMPAL	For cost saving.	De-pop RH288,RH48,RH49,RH47.	A00
74	7	HW	02/20/2012	COMPAL	ESD Request.	De-pop RC30, RC31, RC33, RC34, RC36, RC37, RC38, RC39.	A00
75	37	HW	02/20/2012	COMPAL	System will reconnect USB 3.0 after resume from S3 issue.[BITS:DF537410]	JBTB1 Pin 38 reserve R154 to +3.3V_ALW_PCH.	A00
76	35	HW	02/20/2012	COMPAL	E4 no support WWAN SMBUS function.	Not stuff R1157 and R1158.	A00
77	36	HW	02/21/2012	COMPAL	Fix EMI issue.	Stuff CE16,CE17 & CE18.	A00
78	37	HW	02/21/2012	COMPAL	Dell E4 NB USB1457 Sansung i9100 S0 issue	Add Q126 and remove R1613.	A00

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

			
Compal Electronics, Inc.			
Title EE P.I.R (4/4)			
Size	Document Number LA-7762P		Rev 1.0
Date: Wednesday, February 22, 2012	Sheet 69	of 71	

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	55	+1.5V_MEN	7/5	Dell	Follow VC , enable use SIO_SLP_S4#.	Add PR210 for net "SIO_SLP_S4#"	X01
2	53	DCIN	8/4	Dell	ME design change.	PJPDC1 change from 7pin to 5pin	X01
3	54	+5V/3.3V	8/4	Dell	Main and 2nd IC common setting.	De-pop PD100,PR113,PR111	X01
4	60,62 54	Vcore, Charger +5V/3.3V	8/4	Compal	EMI solution.	Pop PL700.PL1300,PL100	X01
5	54	+5V/3.3V	8/4	Compal	DFX concern, choke change from 10*10 to 7*7	PL101 change from 3.3u 10*10 to 2.2u 7*7 PL102 change from 3.3u 10*10 to 3.3u 7*7	X01
6	54 55	+5V/3.3V +1.5V_MEN	8/4	Compal	COS concern, change from D2 Polymer cap to OScon cap	PC110 change from 220u polymer cap to 220u OScon cap PC208 change from 330u polymer cap to 390u OScon cap	X01
7	54 55	+5V/3.3V +1.5V_MEN	8/4	Compal	Prevent Jitter issue.	Add PC120,PC121,PC215 parallel with PR101,PR102,PR207	X01
8	60	Vcore/GFX core	8/4	Compal	Prevent output voltage glitch when power up.	PU700, VCCP and VDD change form +5V_RUN to +5V_ALW	X01
9	64	GPUcore	8/4	Compal	Prevent output voltage glitch when power up.	PU1000 VCCP and VDD change form +5V_RUN to +5V_ALW	X01
10	60	Vcore/GFX core	8/4	Compal	DFX concern.	Change PU701,PU702 from ISL6208(3x3) to ISL6208B(2x2).	X01
11	60	Vcore/GFX core	8/4	Compal	Fine tune the VCORE and VGFX Load Line	Change PR749 from 3.57K to 3.48K Change PR702 from 3.57K to 4.64K	X01
12	60	Vcore/GFX core	8/4	Compal	Fine tune the VCORE and VGFX transient response	Change PC733 & PC705 from 47pF to 68pF Add PC702 0.022uF	X01
13	62	Charger	8/4	Compal	Change the component to HF parts	Change PQ1306 & PQ1308 from SB50206008L to SB57002040L	X01
14	53	DCIN	10/17	Compal	Reduce power consumption in S5.	Add PCH_ALW_ON for +PWR_SRC_S enable signal.	X02
15	64	GPUcore	10/17	nVidia	Deep sleep mode control.	Add DPRSLPVR_R signal connect to GPU.	X02
16	60	Vcore/GFX core	10/17	Compal	Fine tune the VCORE transient response	Add PC747 68nF	X02

DELL CONFIDENTIAL/PROPRIETARY

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

<b>Compal Electronics, Inc.</b>			
<b>Title</b>			
<b>PWR_PIR 1</b>			
<b>Size</b>	<b>Document Number</b>		<b>Rev</b>
	<b>LA-7782</b>		<b>1.0</b>
<b>Date:</b> Wednesday, February 22, 2012			
<b>Sheet</b> 70 <b>of</b> 71			


## Version Change List (P. I. R. List)

Page 1

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	54-64		10/20	Compal	For cost saving, change the 0ohm resistors to layout short PAD.	Footprint change PR100,PR116,PR208,0R210, PR306,PR403,PR503,PR508,PR513,PR600,PR602, PR604,PR607,PR612,PR716,PR730,PR732,PR735, PR1300,PR1302,PR1312,PR1320,PR1339,PR1342, PR911,PR925,PR937,PR941,PR932,PR936,PR926, PR935,PR945,PR947,PR949,PR939,PR940,PR943, PR948,PR951,PR955,PR957,PR961,PR953,PR954, PR956,PR958,PR959,PR960,PR963,PR1005,PR1006, PR1011,PR1014,PR1016,PR1018,PR1017,PR1026, PR1029	X02
2	55	+1.5V_SUS	10/20	Compal	Fine tune OCP.	PR201 change form 5.1K to 6.34K.	X02
3	57	+1.05VM	10/20	Compal	Fine tune OCP.	PR402 change form 60.4K to 110K.	X02
4	58	+1.05VTT	10/20	Compal	Fine tune OCP.	PR501 change form 84.5K to 110K.	X02

www.aitech1.ru

DELL CONFIDENTIAL/PROPRIETARY

		<b>Compal Electronics, Inc.</b>	
Title		<b>PWR_PIR 2</b>	
Size	Document Number	Rev	1.0
	<b>LA-7782</b>		
Date:	Wednesday, February 22, 2012	Sheet	71 of 71

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.